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We investigated the influence of vacuum annealing on interface properties of silicon 
carbide (SiC) metal-oxide-semiconductor (MOS) structures. For as-oxidized and nitric 
oxide (NO)-annealed samples, the interface state density (Dit) near the conduction band 
edge (EC) of SiC did not increase by subsequent vacuum annealing. For phosphoryl 
chloride (POCl3)-annealed samples, in contrast, Dit at EC – 0.2 eV increased from 
1.3×1010 to 2.2×1012 cm−2eV−1 by the vacuum annealing, and the channel mobility of 
MOS field effect transistors (MOSFETs) decreased from 109 to 44 cm2V−1s−1. 
Mechanism of the observed increase in Dit was discussed based on the results of 
secondary ion mass spectrometry measurement.  
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Silicon carbide (SiC) owns superior material properties for power device applications, 
such as wide bandgap and high critical electric field.1,2) Thus, SiC metal-oxide-
semiconductor field effect transistors (MOSFETs) are expected as power switching 
devices with low-loss and high-speed operation. In spite of their great potential, SiC 
MOSFETs have suffered from the low channel mobility due to the extremely high 
interface state density (Dit, ~ 1013 cm−2eV−1) of silicon dioxide (SiO2)/SiC systems.3–8) 
Although the physical origin of interface states is unclear, it was found that interface 
nitridation (annealing in nitric oxide (NO)9–13) or nitrous oxide (N2O)11,14,15)) reduces the 
Dit to about 1012 cm−2eV−1 and improves the channel mobility (µch) of the MOSFETs up 
to ~ 30 cm2V−1s−1. Nitrogen atoms segregate in the vicinity of the interface by the 
nitridation14) and there exists certain relationship between the nitrogen concentration at 
the interface and the Dit.16,17) Phosphorus treatment (annealing in a gas mixture of 
phosphoryl chloride (POCl3), oxygen (O2), and nitrogen (N2)) also reduces the Dit to about 
1011 cm−2eV−1 and improves µch up to ~ 89 cm2V−1s−1.18,19) By this treatment, phosphorus 
atoms almost uniformly distribute in the oxide with a density of typically 1021 cm−3, 
leading to formation of phosphosilicate glass (PSG). Although the interface properties are 
sensitively affected by the introduction of foreign atoms as described above, the 
mechanism of the defect passivation has not been well understood yet. 
In actual power MOSFETs, since it is necessary to reduce the contact resistivity (ρc) to 
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about 10−6 Ωcm2, additional annealing should be performed after the formation of a gate 
oxide film; A typical condition is two-step annealing at 600°C for 3 min and 1000°C for 
2 min.20) Although the annealing may affect interface properties, there are very few 
reports focusing on the influence of this annealing. In this study, we thus investigated the 
effect of the annealing on the MOS interface properties as well as electrical characteristics 
of MOSFETs. 
MOS capacitors and MOSFETs were fabricated on 4° off-axis n-type (donor density: 
ND = 5×1015 cm−3) and 8° off-axis p-type (acceptor density: NA = 3×1015 cm−3) 4H-SiC 
(0001), respectively. The gate oxides were formed by dry oxidation at 1300°C for 30 min 
(As-Ox.), by oxidation with subsequent NO (10% diluted in N2) annealing at 1250°C for 
70 min (Ox.+NO), or by oxidation with subsequent POCl3 (a gas mixture of POCl3, O2, 
and N2) annealing at 1000°C for 10 min. After the POCl3 annealing, N2 annealing at 
1000°C for 30 min was also performed. The resulting oxide thicknesses of as-oxidized, 
NO-annealed and POCl3-annealed samples were in the range of 42-46, 41-45 and 55-57 
nm, respectively. To investigate the effect of vacuum annealing, the SiO2/SiC samples 
were subsequently annealed at 600°C for 3 min and 1000°C for 2 min in vacuum. Circular 
aluminum (Al) gate electrodes with a diameter of about 300 - 500 μm were formed for 
MOS capacitors. The gate metal, channel length, and channel width of MOSFETs were 
Al, 50 - 770 μm, and 100 - 200 μm, respectively. All of the measurements were conducted 
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at room temperature. 
Figure 1 shows the energy distributions of Dit obtained by a high (1 MHz)-low21–23) or 
C-ψS method24) for (a) as-oxidized, (b) NO-annealed, and (c) POCl3-annealed MOS 
structures with and without the two-step vacuum annealing. We see that the subsequent 
vacuum annealing has a limited influence on the Dit distributions in the case of as-
oxidized and NO-annealed samples. On the other hand, the Dit value at EC − 0.2 eV 
estimated by the high (1 MHz)-low method increased from 1.3×1010 to 2.2×1012 cm−2eV−1 
by the vacuum annealing in the case of the POCl3-annealed sample (Fig. 1 (c)). 
Note that the C-ψS method can detect very fast states responding to high frequencies 
over 1 MHz,24) which cannot be detected by the conventional high (1 MHz)-low method. 
In Figs. 1 (a), (b), and (c), the Dit values extracted by the C-ψS method are always higher 
than those estimated by the high (1 MHz)-low method, due to the existence of fast 
interface states. For the NO-annealed sample (Fig. 1 (b)), the difference between the Dit 
values obtained by high (1 MHz)-low and C-ψS methods is particularly large (e.g., 
1.9×1012 cm−2eV−1 @EC − 0.2 eV), due to the generation of very fast states by the 
nitridation treatment.16) For as-oxidized and NO-annealed samples (Figs. 1 (a) and (b)), 
neither the density of slow states nor the fast states was almost affected by the vacuum 
annealing. For the POCl3-annealed samples (Fig. 1 (c)), on the other hand, both the slow 
and fast states significantly increased by the annealing. For instance, the Dit at EC − 0.2 
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eV estimated by the high (1 MHz)-low method increased from 1.3×1010 to 2.2×1012 
cm−2eV−1 and that by the C-ψS method increased from 6.1×1010 to 3.7×1012 cm−2eV−1 by 
the vacuum annealing. 
Figure 2 depicts the gate voltage dependence of field-effect mobility for as-oxidized, 
NO-annealed, and POCl3-annealed MOSFETs, with and without the two-step vacuum 
annealing. Degradation of the field-effect mobility by vacuum annealing was remarkable 
for the POCl3-annealed sample, being in consistent with the results of Dit estimation (Fig. 
1 (c)); The peak value of the mobility decreased from 109 to 44 cm2V−1s−1 by the vacuum 
annealing. In contrast, the mobilities of as-oxidized and NO-annealed MOSFETs samples 
were not so affected by the vacuum annealing as the POCl3-annealed sample, which is 
also consistent with the Dit distribution (Figs. 1 (a) and (b)). 
Figure 3 shows depth profiles of nitrogen and phosphorus concentrations in NO- and 
POCl3-annealed SiO2/SiC samples, respectively, with and without two-step vacuum 
annealing, measured by using secondary ion mass spectrometry (SIMS). For the NO-
annealed samples, small increase in the Dit (Fig. 1 (b)) or small deterioration in the μch 
(Fig. 2) occurred by the vacuum annealing, which does not contradict to the fact that little 
change was also detected in the nitrogen profile with the annealing. Majority of the 
nitrogen atoms remain at the interface to passivate the interface defects even after the 
vacuum annealing, leading to the suppression of increase in the Dit. For the POCl3-
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annealed sample, although remarkable increase in the Dit (Fig. 1 (c)) and deterioration in 
the μch (Fig. 2) were observed after the vacuum annealing, the phosphorus profile was not 
substantially affected by the annealing. 
We here briefly discuss the possible origin of the observed increase in the Dit by the 
vacuum annealing in the POCl3-annealed sample. It is reported that PSG formed by the 
POCl3 annealing contains −O3PO configurations with dangling oxygen atoms in its 
network, and that such oxygen atoms may easily desorb in the O-poor ambient, resulting 
in the generation of −O3P configurations.25) Thus, during the vacuum annealing, the 
dangling oxygen atoms may desorb from the −O3PO configurations and subsequently 
attack the SiO2/SiC interface to proceed the oxidation of SiC, which leads to the creation 
of interface defects such as carbon-related defects.2,26–33) However, as the oxide thickness 
measured by spectroscopic ellipsometry did not change with the vacuum annealing, we 
speculate that the oxidation of SiC during the vacuum annealing only proceeds for a few 
atomic layers or so. 
In summary, we investigated the influence of vacuum annealing on interface properties 
of SiO2/SiC systems. As a result, for as-oxidized and NO-annealed samples, Dit values 
near EC were almost unchanged by subsequent vacuum annealing. On the other hand, for 
POCl3-annealed samples, Dit at EC – 0.2 eV increased from 1.3×1010 to 2.2×1012 cm−2eV−1 
by the annealing, and the channel mobility of MOSFETs decreased from 109 to 44 
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cm2V−1s−1. Depth profiles of nitrogen and phosphorus concentrations in NO- and POCl3-
annealed samples, respectively, were not affected by vacuum annealing. Based on this 
result, we suggested that the dangling oxygen atoms of −O3PO configurations in PSG 
may desorb and attack the SiO2/SiC interface during the vacuum annealing, leading to the 
oxidation of SiC and increase in the Dit. 
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Figure Captions 
Fig. 1. Energy distributions of interface state density for as-oxidized, NO-annealed, and 
POCl3-annealed SiC MOS capacitors with and without two-step vacuum annealing at 
600°C for 3 min and 1000°C for 2 min extracted by a high (1 MHz)-low or C-ψS method. 
 
Fig. 2. Gate voltage dependence of field-effect mobility for as-oxidized, NO-annealed, 
and POCl3-annealed SiC MOSFETs with and without two-step vacuum annealing at 
600°C for 3 min and 1000°C for 2 min. 
 
Fig. 3. Depth profiles of nitrogen and phosphorus concentrations in NO- and POCl3-
annealed SiO2/SiC samples, respectively, with and without two-step vacuum annealing at 
600°C for 3 min and 1000 for 2 min. The profiles were measured by using secondary ion 
mass spectrometry (SIMS). The abscissa was shifted so that the position of the SiO2/SiC 
interface becomes same for the four data. 
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